diff options
| author | Yung-Ching LIN <yungching0725@gmail.com> | 2017-03-28 17:51:25 (GMT) |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2017-04-12 16:05:01 (GMT) |
| commit | fab70acf83c36eb06612f9c43083b7c3f13e428b (patch) | |
| tree | 1822dd1245317e180fbdadfbdb8c13d36c055ee6 /board/advantech | |
| parent | 0254006b29fcb960ef8c3188eab12a39845719f0 (diff) | |
| download | u-boot-fab70acf83c36eb06612f9c43083b7c3f13e428b.tar.xz | |
board: advantech: dms-ba16: apply the proper register setting to fix the voltage peak issue
Apply the proper setting for the reserved bits in SetDes Test and System Mode Control register
to avoid the voltage peak issue while we do the IEEE PHY comformance test
Signed-off-by: Ken Lin <yungching0725@gmail.com>
Acked-by: Akshay Bhat <akshay.bhat@timesys.com>
Diffstat (limited to 'board/advantech')
| -rw-r--r-- | board/advantech/dms-ba16/dms-ba16.c | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/board/advantech/dms-ba16/dms-ba16.c b/board/advantech/dms-ba16/dms-ba16.c index 75b0bbc..91e96ab 100644 --- a/board/advantech/dms-ba16/dms-ba16.c +++ b/board/advantech/dms-ba16/dms-ba16.c @@ -304,7 +304,8 @@ static int mx6_rgmii_rework(struct phy_device *phydev) /* set debug port address: SerDes Test and System Mode Control */ phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05); /* enable rgmii tx clock delay */ - phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100); + /* set the reserved bits to avoid board specific voltage peak issue*/ + phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x3D47); return 0; } |