summaryrefslogtreecommitdiff
path: root/board/altera
diff options
context:
space:
mode:
authorAshish Kumar <Ashish.Kumar@nxp.com>2017-08-16 13:50:31 (GMT)
committerPrabhakar Kushwaha <prabhakar.kushwaha@nxp.com>2017-08-23 04:12:21 (GMT)
commit5ca57bcdc7573e39015ee181f19e9dcbbd72199c (patch)
treea2c811fd9dc93cec96afbe6b4bbc4f990dc0beab /board/altera
parentaca7df320f4a01bea8c7cf045b274d83273ecf00 (diff)
downloadu-boot-5ca57bcdc7573e39015ee181f19e9dcbbd72199c.tar.xz
armv8: fsl-lsch3: Make CCN-504 related code conditional
LS2080 family has CCN-504 cache coherent interconnet. Other SoCs from LSCH3 may have differnt interconnect like LS1088. Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com> Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Diffstat (limited to 'board/altera')
0 files changed, 0 insertions, 0 deletions