summaryrefslogtreecommitdiff
path: root/board/esd/plu405
diff options
context:
space:
mode:
authorShaveta Leekha <shaveta@freescale.com>2014-02-26 10:36:56 (GMT)
committerYork Sun <yorksun@freescale.com>2014-03-07 22:49:45 (GMT)
commitfb07c0a16dce007208d58c673aacc649703f18fd (patch)
tree6710f80c1001be28ba1f9be0dfd054d600282ce3 /board/esd/plu405
parent5e5097c110ab5d6bda7f18b7a795d17f27ac3d36 (diff)
downloadu-boot-fb07c0a16dce007208d58c673aacc649703f18fd.tar.xz
board/b4860qds: Add support to make PCIe SATA work on B4860QDS
1) SerDes2 Refclks have been set properly to make PCIe SATA to work as it work on SerDes refclk of 100MHz 2) Mask the SerDes's device reset request before changing the Refclks for SerDes1 and SerDes2 for PLL locks to happen properly, device reset request bit unmasked after SerDes refclks configuration Signed-off-by: Shaveta Leekha <shaveta@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/esd/plu405')
0 files changed, 0 insertions, 0 deletions