diff options
| author | York Sun <yorksun@freescale.com> | 2013-06-25 18:37:48 (GMT) |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2013-08-09 19:41:39 (GMT) |
| commit | c63e137014cf148bc1d234128941dccee3d519ae (patch) | |
| tree | afb69c22c33459d14a174973083e2a70e5f49ea7 /board/freescale/p1_twr | |
| parent | b61e06156660579ea6e248abd2506ebdd85e7a14 (diff) | |
| download | u-boot-c63e137014cf148bc1d234128941dccee3d519ae.tar.xz | |
powerpc/mpc8xxx: Add memory reset control
JEDEC spec requires the clocks to be stable before deasserting reset
signal for RDIMMs. Clocks start when any chip select is enabled and
clock control register is set. This patch also adds the interface to
toggle memory reset signal if needed by the boards.
Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/freescale/p1_twr')
| -rw-r--r-- | board/freescale/p1_twr/ddr.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/board/freescale/p1_twr/ddr.c b/board/freescale/p1_twr/ddr.c index ff278ae..f94e1ab 100644 --- a/board/freescale/p1_twr/ddr.c +++ b/board/freescale/p1_twr/ddr.c @@ -59,7 +59,7 @@ phys_size_t fixed_sdram(void) ddr_size = CONFIG_SYS_SDRAM_SIZE * 1024 * 1024; - fsl_ddr_set_memctl_regs(&ddr_cfg_regs, 0); + fsl_ddr_set_memctl_regs(&ddr_cfg_regs, 0, 0); if (set_ddr_laws(CONFIG_SYS_DDR_SDRAM_BASE, ddr_size, LAW_TRGT_IF_DDR_1) < 0) { |