diff options
| author | Shengzhou Liu <Shengzhou.Liu@nxp.com> | 2016-05-31 07:39:06 (GMT) |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2016-06-04 05:12:54 (GMT) |
| commit | 534992827756c3a1ab49823ca487702a954fe433 (patch) | |
| tree | f00bfe6d3ebd02c921963584bb491fa63c7aa151 /board/freescale/t102xrdb | |
| parent | ed4708aaeaf74008d199866bfbd450d91439a9cf (diff) | |
| download | u-boot-534992827756c3a1ab49823ca487702a954fe433.tar.xz | |
board/freescale: Use unified setup_ddr_tlbs for spl boot and non-spl boot
We should use unified setup_ddr_tlbs() for spl boot and non-spl boot
to make sure 'M' bit is set for DDR TLB to maintain cache coherence.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'board/freescale/t102xrdb')
| -rw-r--r-- | board/freescale/t102xrdb/ddr.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/board/freescale/t102xrdb/ddr.c b/board/freescale/t102xrdb/ddr.c index adf9fd5..b13692b 100644 --- a/board/freescale/t102xrdb/ddr.c +++ b/board/freescale/t102xrdb/ddr.c @@ -234,12 +234,12 @@ phys_size_t initdram(int board_type) puts("Initializing....using SPD\n"); #endif dram_size = fsl_ddr_sdram(); - dram_size = setup_ddr_tlbs(dram_size / 0x100000); - dram_size *= 0x100000; #else /* DDR has been initialised by first stage boot loader */ dram_size = fsl_ddr_sdram_size(); #endif + dram_size = setup_ddr_tlbs(dram_size / 0x100000); + dram_size *= 0x100000; #if defined(CONFIG_DEEP_SLEEP) && !defined(CONFIG_SPL_BUILD) fsl_dp_resume(); |