diff options
author | Masahiro Yamada <yamada.masahiro@socionext.com> | 2015-03-17 03:28:05 (GMT) |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2015-03-17 14:59:57 (GMT) |
commit | 2da8137b450304070364ec7bb3cf93034f0230c1 (patch) | |
tree | 955add1794d09368244a4af57c15134349369b81 /board/jse/README.txt | |
parent | f8296d6975e69196b522b43dd4396138e237a964 (diff) | |
download | u-boot-2da8137b450304070364ec7bb3cf93034f0230c1.tar.xz |
powerpc: ppc4xx: remove JSE board support
This has not been converted to Generic Board, so should be removed.
(See doc/README.generic-board for details.)
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Cc: Stephen Williams <steve@icarus.com>
Diffstat (limited to 'board/jse/README.txt')
-rw-r--r-- | board/jse/README.txt | 48 |
1 files changed, 0 insertions, 48 deletions
diff --git a/board/jse/README.txt b/board/jse/README.txt deleted file mode 100644 index 84497db..0000000 --- a/board/jse/README.txt +++ /dev/null @@ -1,48 +0,0 @@ -JSE Configuration Details - -Memory Bank 0 -- Flash chip ---------------------------- - -0xfff00000 - 0xffffffff - -The flash chip is really only 512Kbytes, but the high address bit of -the 1Meg region is ignored, so the flash is replicated through the -region. Thus, this is consistent with a flash base address 0xfff80000. - -The placement at the end is to be consistent with reset behavior, -where the processor itself initially uses this bus to load the branch -vector and start running. - -On-Chip Memory --------------- - -0xf4000000 - 0xf4000fff - -The 405GPr includes a 4K on-chip memory that can be placed however -software chooses. I choose to place the memory at this address, to -keep it out of the cachable areas. - - -Memory Bank 1 -- SystemACE Controller -------------------------------------- - -0xf0000000 - 0xf00fffff - -The SystemACE chip is along on peripheral bank CS#1. We don't need -much space, but 1Meg is the smallest we can configure the chip to -allocate. We need it far away from the flash region, because this -region is set to be non-cached. - - -Internal Peripherals --------------------- - -0xef600300 - 0xef6008ff - -These are scattered various peripherals internal to the PPC405GPr -chip. - -SDRAM ------ - -0x00000000 - 0x07ffffff (128 MBytes) |