summaryrefslogtreecommitdiff
path: root/board/varisys/cyrus/rcw_p5020_v2.cfg
diff options
context:
space:
mode:
authorAndy Fleming <afleming@gmail.com>2015-11-04 21:48:32 (GMT)
committerYork Sun <yorksun@freescale.com>2015-11-04 23:19:34 (GMT)
commit87e29878caba758ed3e09e9912ac8eb6dfc55f39 (patch)
treed98b04c33498eb2bb30dac21961d1bb32637823c /board/varisys/cyrus/rcw_p5020_v2.cfg
parentc79e1c1ce9e5c1ddf6fac631e4741999f8a0cc58 (diff)
downloadu-boot-87e29878caba758ed3e09e9912ac8eb6dfc55f39.tar.xz
mpc85xx: Add support for the Varisys Cyrus board
This board runs a P5020 or P5040 chip, and utilizes an EEPROM with similar formatting to the Freescale P5020DS. Large amounts of this code were developed by Adrian Cox <adrian at humboldt dot co dot uk> Signed-off-by: Andy Fleming <afleming@gmail.com> Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/varisys/cyrus/rcw_p5020_v2.cfg')
-rw-r--r--board/varisys/cyrus/rcw_p5020_v2.cfg11
1 files changed, 11 insertions, 0 deletions
diff --git a/board/varisys/cyrus/rcw_p5020_v2.cfg b/board/varisys/cyrus/rcw_p5020_v2.cfg
new file mode 100644
index 0000000..9188080
--- /dev/null
+++ b/board/varisys/cyrus/rcw_p5020_v2.cfg
@@ -0,0 +1,11 @@
+#
+# Default RCW for Cyrus P5020
+#
+
+#PBL preamble and RCW header
+aa55aa55 010e0100
+#64 bytes RCW data
+0c540000 00000000 1e1e0000 00000000
+44808c00 ff002000 68000000 45000000
+00000000 00000000 00000000 0003000f
+a0000000 00000000 00000000 00000000