summaryrefslogtreecommitdiff
path: root/board
diff options
context:
space:
mode:
authorPhilipp Rosenberger <ilu@linutronix.de>2015-11-12 17:23:10 (GMT)
committerMarek Vasut <marex@denx.de>2015-11-30 12:30:19 (GMT)
commit8a30e3a73a0a7db44cf81f486feba684cbcb4be5 (patch)
tree1a022cb082c2a112eee57d2a3fde6c6d2f1847da /board
parentfa8883a1e39a20e72aaa5093af0c80062cb95757 (diff)
downloadu-boot-8a30e3a73a0a7db44cf81f486feba684cbcb4be5.tar.xz
arm: socfpga: reset: FIX address of tstscratch register
The Cyclone V Hard Processor System Technical Reference Manual in the chapter about the Reset Manager Module Address Map stats that the offset of the tstscratch register ist 0x54 not 0x24. Cyclone V Hard Processor System Technical Reference Manual cv_5v4 2015.11.02 page 3-17 Reset Manager Module Address Map Signed-off-by: Philipp Rosenberger <ilu@linutronix.de>
Diffstat (limited to 'board')
0 files changed, 0 insertions, 0 deletions