diff options
| author | Jason Jin <Jason.jin@freescale.com> | 2008-09-27 06:40:57 (GMT) |
|---|---|---|
| committer | Andrew Fleming-AFLEMING <afleming@freescale.com> | 2008-10-07 20:37:08 (GMT) |
| commit | c0391111c33c22fabeddf8f4ca801ec7645b4f5c (patch) | |
| tree | 38f34ae2b3cdb04300ee0c5afb08e9317c2e5d05 /doc | |
| parent | bac6a1d1fa1cd80aa57881fa9c2152b853cd0ed4 (diff) | |
| download | u-boot-c0391111c33c22fabeddf8f4ca801ec7645b4f5c.tar.xz | |
Fix the incorrect DDR clk freq reporting on 8536DS
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111),
The display is still sync mode DDR freq. This patch try to fix
this. The display DDR freq is now the actual freq in both
sync and async mode.
Signed-off-by: Jason Jin <Jason.jin@freescale.com>
Diffstat (limited to 'doc')
0 files changed, 0 insertions, 0 deletions