summaryrefslogtreecommitdiff
path: root/drivers/ddr/fsl/arm_ddr_gen3.c
diff options
context:
space:
mode:
authorYork Sun <yorksun@freescale.com>2015-01-06 21:18:49 (GMT)
committerYork Sun <yorksun@freescale.com>2015-02-24 21:09:14 (GMT)
commitb87e6f88e9218da3de371bb6cc8a34924153178e (patch)
treefe1c672d5af630646b8c1193b9f00c2132e857f8 /drivers/ddr/fsl/arm_ddr_gen3.c
parent49fd1f3f265efc00d61effa995bd6a733bf273d8 (diff)
downloadu-boot-b87e6f88e9218da3de371bb6cc8a34924153178e.tar.xz
armv8/fsl-lsch3: Add support for second DDR clock
FSL-LSCH3 platforms can have multiple DDR clocks. LS2085A has one clock for general DDR controlers, and another clock for DP-DDR. DDR driver needs to change to support multiple clocks. Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'drivers/ddr/fsl/arm_ddr_gen3.c')
0 files changed, 0 insertions, 0 deletions