diff options
| author | Chin Liang See <clsee@altera.com> | 2016-09-21 02:25:56 (GMT) |
|---|---|---|
| committer | Marek Vasut <marex@denx.de> | 2016-10-27 06:03:07 (GMT) |
| commit | 89a54abf1bd1a8a9ebbea9808199ec8ee3d902bd (patch) | |
| tree | 35830c1c2691e0a2058793a03ee78fc932d92229 /drivers/ddr | |
| parent | 5ac5861c4ba851b473e6a24940b412b397627d8d (diff) | |
| download | u-boot-89a54abf1bd1a8a9ebbea9808199ec8ee3d902bd.tar.xz | |
ddr: altera: Configuring SDRAM extra cycles timing parameters
To enable configuration of sdr.ctrlcfg.extratime1 register which enable
extra clocks for read to write command timing. This is critical to
ensure successful LPDDR2 interface
Signed-off-by: Chin Liang See <clsee@altera.com>
Cc: Marek Vasut <marex@denx.de>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
Diffstat (limited to 'drivers/ddr')
| -rw-r--r-- | drivers/ddr/altera/sdram.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/ddr/altera/sdram.c b/drivers/ddr/altera/sdram.c index 7e4606d..e74c5b0 100644 --- a/drivers/ddr/altera/sdram.c +++ b/drivers/ddr/altera/sdram.c @@ -418,6 +418,9 @@ static void sdr_load_regs(const struct socfpga_sdram_config *cfg) debug("Configuring DRAMODT\n"); writel(cfg->dram_odt, &sdr_ctrl->dram_odt); + + debug("Configuring EXTRATIME1\n"); + writel(cfg->extratime1, &sdr_ctrl->extratime1); } /** |