diff options
| author | Jerry Huang <Changm-Ming.Huang@freescale.com> | 2010-11-25 17:06:10 (GMT) |
|---|---|---|
| committer | Wolfgang Denk <wd@denx.de> | 2010-12-18 22:15:24 (GMT) |
| commit | 63786d299defb7248932d551b38575d36c1f6a84 (patch) | |
| tree | bb9941fcaffb76f6507200de3b1b64e08b29893d /drivers | |
| parent | 4a6ee172c3e6e8419e2e61d345a2c993016bb781 (diff) | |
| download | u-boot-63786d299defb7248932d551b38575d36c1f6a84.tar.xz | |
fsl_esdhc: Fix max clock frequency
The max clock of MMC is 52MHz
Signed-off-by: Jerry Huang <Changm-Ming.Huang@freescale.com>
Tested-by: Stefano Babic <sbabic@denx.de>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'drivers')
| -rw-r--r-- | drivers/mmc/fsl_esdhc.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/mmc/fsl_esdhc.c b/drivers/mmc/fsl_esdhc.c index 73d5cd3..7bab2f6 100644 --- a/drivers/mmc/fsl_esdhc.c +++ b/drivers/mmc/fsl_esdhc.c @@ -477,7 +477,7 @@ int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg *cfg) mmc->host_caps |= MMC_MODE_HS_52MHz | MMC_MODE_HS; mmc->f_min = 400000; - mmc->f_max = MIN(gd->sdhc_clk, 50000000); + mmc->f_max = MIN(gd->sdhc_clk, 52000000); mmc_register(mmc); |