diff options
| author | Scott Wood <scottwood@freescale.com> | 2013-05-15 22:50:13 (GMT) |
|---|---|---|
| committer | Andy Fleming <afleming@freescale.com> | 2013-06-20 22:08:49 (GMT) |
| commit | 8212519254bc3ea94d959f56f10061849aa07b26 (patch) | |
| tree | 9e9215a35509b017d7927f7ca213fa47dcc1a423 /include/configs/B4860QDS.h | |
| parent | 362ee04b797d02117e48312010974d69c325be60 (diff) | |
| download | u-boot-8212519254bc3ea94d959f56f10061849aa07b26.tar.xz | |
powerpc/mpc85xx: work around erratum A-006593
Erratum A-006593 is "Atomic store may report failure but still allow
the store data to be visible".
The workaround is: "Set CoreNet Platform Cache register CPCHDBCR0 bit
21 to 1'b1. This may have a small impact on synthetic write bandwidth
benchmarks but should have a negligible impact on real code."
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'include/configs/B4860QDS.h')
0 files changed, 0 insertions, 0 deletions