diff options
| author | York Sun <yorksun@freescale.com> | 2014-10-27 18:45:11 (GMT) |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2014-12-05 16:06:08 (GMT) |
| commit | 1b2af9b4e23d396dca3eaa06fc9804659d22df0d (patch) | |
| tree | 807d8add7a8000ba4939bb68b1d1fcbfef8e490f /include/configs | |
| parent | 14109c7a6aa9d9a30da85ad9e6bbd502ba125abc (diff) | |
| download | u-boot-1b2af9b4e23d396dca3eaa06fc9804659d22df0d.tar.xz | |
powerpc/t1040qds: Update DDR option
Enable interactive debugging by default. Remove DDR controller interleaving
because this SoC only has one controller. Use auto chip-select interleaving
to detect number of ranks.
Signed-off-by: York Sun <yorksun@freescale.com>
CC: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Diffstat (limited to 'include/configs')
| -rw-r--r-- | include/configs/T1040QDS.h | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/include/configs/T1040QDS.h b/include/configs/T1040QDS.h index 2178f9d..2ae0f48 100644 --- a/include/configs/T1040QDS.h +++ b/include/configs/T1040QDS.h @@ -176,8 +176,8 @@ unsigned long get_board_ddr_clk(void); #define CONFIG_DDR_SPD #ifndef CONFIG_SYS_FSL_DDR4 #define CONFIG_SYS_FSL_DDR3 -#define CONFIG_FSL_DDR_INTERACTIVE #endif +#define CONFIG_FSL_DDR_INTERACTIVE #define CONFIG_SYS_SPD_BUS_NUM 0 #define SPD_EEPROM_ADDRESS 0x51 @@ -768,8 +768,7 @@ unsigned long get_board_ddr_clk(void); #define __USB_PHY_TYPE utmi #define CONFIG_EXTRA_ENV_SETTINGS \ - "hwconfig=fsl_ddr:ctlr_intlv=cacheline," \ - "bank_intlv=cs0_cs1;" \ + "hwconfig=fsl_ddr:bank_intlv=auto;" \ "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\ "netdev=eth0\0" \ "video-mode=fslfb:1024x768-32@60,monitor=dvi\0" \ |