diff options
| author | Ashish Kumar <Ashish.Kumar@nxp.com> | 2017-08-11 05:39:14 (GMT) |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2017-09-11 14:55:36 (GMT) |
| commit | 63b2316c5c4ba0e47d1f69ef1372db4fd89b6bf5 (patch) | |
| tree | 065b8277ffa5951efbff0a53bdb8a6f797d7b884 /scripts | |
| parent | 584f316f115df52fd09a6cf699b29dcf824b4da5 (diff) | |
| download | u-boot-63b2316c5c4ba0e47d1f69ef1372db4fd89b6bf5.tar.xz | |
fsl-layerscape: Consolidate registers space defination for CCI-400 bus
CoreLink Cache Coherent Interconnect (CCI) provides full cache
coherency between two clusters of multi-core CPUs and I/O coherency
for devices and I/O masters.
This patch add new config option SYS_FSL_HAS_CCI400 and moves
existing register space definaton of CCI-400 bus to fsl_immap to be
shared. CONFIG_SYS_CCI400_ADDR is replaced with SYS_CCI400_OFFSET
in Kconfig.
Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
[YS: revised commit message, squashed patches for armv8 and armv7]
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'scripts')
| -rw-r--r-- | scripts/config_whitelist.txt | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/scripts/config_whitelist.txt b/scripts/config_whitelist.txt index 9ce0c3f..9619db6 100644 --- a/scripts/config_whitelist.txt +++ b/scripts/config_whitelist.txt @@ -2435,7 +2435,6 @@ CONFIG_SYS_CACHE_STASHING CONFIG_SYS_CADMUS_BASE_REG CONFIG_SYS_CBSIZE CONFIG_SYS_CCCR -CONFIG_SYS_CCI400_ADDR CONFIG_SYS_CCSRBAR CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR_PHYS_HIGH |