summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/sunxi
AgeCommit message (Expand)Author
2014-11-13sun6i: Poke magic sram controller register to avoid cache issuesHans de Goede
2014-11-13sun6i: Add dram initialization codeHans de Goede
2014-11-13sun4i: Rename dram files to dram_sun4i.xHans de Goede
2014-11-13sun6i: Add cpucfg register definitionsHans de Goede
2014-11-13sun6i: Add clock functions needed for SPL / DRAM initHans de Goede
2014-11-13sun6i: Add new p2wi controller driverOliver Schinagl
2014-11-05dm: sunxi: Add pinmux functions which take a bank parameterSimon Glass
2014-11-05sunxi: Use CONFIG_MACH_SUN?I from Kconfig instead of CONFIG_SUN?IIan Campbell
2014-10-24sunxi: Add CONFIG_OLD_SUNXI_KERNEL_COMPAT Kconfig optionHans de Goede
2014-10-24sunxi: dram: Use clock_get_pll5p to calculate mbus, rather then hardcodingHans de Goede
2014-10-24sunxi: Add clock_get_pll5p() functionHans de Goede
2014-10-24ARM: sunxi: Add support for using R_UART as consoleChen-Yu Tsai
2014-10-24ARM: sunxi: Allow specifying module in prcm apb0 init functionChen-Yu Tsai
2014-10-24ARM: sunxi: Add basic A23 supportChen-Yu Tsai
2014-10-24ARM: sunxi: Add support for uart0 on port F (mmc0)Chen-Yu Tsai
2014-10-24ARM: sunxi: Fix reset command on sun6i/sun8iChen-Yu Tsai
2014-10-24ARM: sunxi: Add basic A31 supportMaxime Ripard
2014-10-24ARM: sun6i: Setup the A31 UART0 muxingMaxime Ripard
2014-10-24ARM: sun6i: Add clock supportChen-Yu Tsai
2014-10-24ARM: sun6i: Add support for the power reset control module found on the A31Oliver Schinagl
2014-10-24ARM: sunxi: Use macro values for setting UART GPIO pull-upsChen-Yu Tsai
2014-08-12sunxi: dram: Autodetect DDR3 bus width and densitySiarhei Siamashka
2014-08-12sunxi: dram: Derive write recovery delay from DRAM clock speedSiarhei Siamashka
2014-08-12sunxi: dram: Drop DDR2 support and assume only single rank DDR3 memorySiarhei Siamashka
2014-08-12sunxi: dram: Configurable DQS gating window mode and delaySiarhei Siamashka
2014-08-12sunxi: dram: Add a helper function 'mctl_get_number_of_lanes'Siarhei Siamashka
2014-08-12sunxi: dram: Improve DQS gate data training error handlingSiarhei Siamashka
2014-08-12sunxi: dram: Use divisor P=1 for PLL5Siarhei Siamashka
2014-08-12sunxi: dram: Configurable MBUS clock speed (use PLL5 or PLL6)Siarhei Siamashka
2014-08-12sunxi: dram: Re-introduce the impedance calibration ond ODTSiarhei Siamashka
2014-08-12sunxi: dram: Add 'await_bits_clear'/'await_bits_set' helper functionsSiarhei Siamashka
2014-08-12sunxi: dram: Do DDR3 reset in the same way on sun4i/sun5i/sun7iSiarhei Siamashka
2014-08-12sunxi: dram: Remove broken impedance and ODT configuration codeSiarhei Siamashka
2014-08-12sunxi: dram: Fix CKE delay handling for sun4i/sun5iSiarhei Siamashka
2014-08-12sunxi: dram: Respect the DDR3 reset timing requirementsSiarhei Siamashka
2014-08-12sunxi: dram: Remove broken super-standby remnantsSiarhei Siamashka
2014-08-12sunxi: dram: Remove useless 'dramc_scan_dll_para()' functionSiarhei Siamashka
2014-07-31sunxi: HYP/non-sec: add sun7i PSCI backendMarc Zyngier
2014-07-31sunxi: Add CONFIG_MACPWR optionHans de Goede
2014-07-31ahci: provide sunxi SATA driver using AHCI platform frameworkIan Campbell
2014-07-18sunxi: use setbits_le32 to enable the DMA clockIan Campbell
2014-07-18sunxi: Fix reset hang on sun5iHans de Goede
2014-07-18sunxi: Add i2c supportHans de Goede
2014-07-08sunxi: Avoid unused variable warning.Ian Campbell
2014-07-06sunxi: Add emac glue, enable emac on the cubieboardHans de Goede
2014-07-06sunxi: Add sun5i supportHans de Goede
2014-07-06sunxi: Add sun4i supportHans de Goede
2014-07-06sunxi: Implement reset_cpuHans de Goede
2014-07-06sunxi: Fix u-boot-spl.lds to refer to .vectorsHans de Goede
2014-05-25sunxi: non-FEL SPL boot support for sun7iIan Campbell
generated by cgit v0.10.2 at 2024-08-13 01:08:34 (GMT)