summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/virt-v7.c
AgeCommit message (Expand)Author
2016-08-12ARM: non-sec: flush code cacheline alignedStefan Agner
2015-05-13tegra124: Reserve secure RAM using MC_SECURITY_CFG{0, 1}_0Ian Campbell
2015-05-13ARM: Add board-specific initialization hook for PSCIJan Kiszka
2015-03-01ARM: HYP/non-sec: relocation before enable secondary coresPeng Fan
2015-01-24ARM: HYP/non-sec: Make variable gic_dist_addr as a local onetang yuantian
2014-07-28ARM: HYP/non-sec: remove MIDR check to validate CBARMarc Zyngier
2014-07-28ARM: HYP/non-sec: allow relocation to secure RAMMarc Zyngier
2013-10-07ARM: virtualization: replace verbose license with SPDX identifierAndre Przywara
2013-10-03ARM: extend non-secure switch to also go into HYP modeAndre Przywara
2013-10-03ARM: add SMP support for non-secure switchAndre Przywara
2013-10-03ARM: add C function to switch to non-secure stateAndre Przywara