summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
AgeCommit message (Expand)Author
2015-12-01x86: tsc: Remove legacy timer codesBin Meng
2015-12-01x86: Convert to use driver model timerBin Meng
2015-12-01x86: Remove MIN_PORT80_KCLOCKS_DELAYBin Meng
2015-11-13x86: Remove legacy pci codesBin Meng
2015-11-13x86: qemu: Convert to use driver model pciBin Meng
2015-11-13x86: qemu: Move chipset-specific codes from pci.c to qemu.cBin Meng
2015-11-13x86: qemu: Remove call to vgabios executionBin Meng
2015-11-13x86: queensbay: Really disable IGDBin Meng
2015-11-13x86: Rename pcat_ to i8254 and i8259 accordinglyBin Meng
2015-10-21x86: ivybridge: Enable the MRC cacheBin Meng
2015-10-21x86: ivybridge: Measure the MRC code execution timeSimon Glass
2015-10-21x86: ivybridge: Fix car_uninit() to correctly set run stateSimon Glass
2015-10-21x86: ivybridge: Check the RTC return valueSimon Glass
2015-10-21x86: ivybridge: Use 'ret' instead of 'rcode'Simon Glass
2015-10-21x86: chromebook_link: Enable the debug UARTSimon Glass
2015-10-21x86: Init the debug UART if enabledSimon Glass
2015-10-21x86: Pass correct cpu_index to ap_init()Bin Meng
2015-10-21x86: quark: Implement mrc cacheBin Meng
2015-10-21x86: ivybridge: Correct two typos for MRCBin Meng
2015-10-21x86: baytrail: Issue full system reset in reset_cpu()Bin Meng
2015-10-21x86: baytrail: Save mrc cache to spi flashBin Meng
2015-10-21x86: Use struct mrc_region to describe a mrc regionBin Meng
2015-10-21x86: ivybridge: Use APIs provided in the mrccache libBin Meng
2015-10-21x86: Move mrccache.[c|h] to a common placeBin Meng
2015-10-21x86: Initialize GDT entry 1 to be the 32-bit CS as wellBin Meng
2015-10-21x86: Allow disabling IGD on Intel QueensbayBin Meng
2015-10-21x86: ivybridge: Remove the dead codes that programs pci bridgeBin Meng
2015-09-17x86: quark: Configure MTRR to enable cacheBin Meng
2015-09-17x86: quark: Initialize thermal sensor properlyBin Meng
2015-09-17x86: quark: Lock HMBOUND register before jumping to kernelBin Meng
2015-09-17x86: quark: Convert to use clrbits, setbits, clrsetbits macrosBin Meng
2015-09-17x86: quark: Add PCIe/USB static register programming after memory initBin Meng
2015-09-17x86: Convert to use driver model eth on quark/galileoBin Meng
2015-09-09x86: quark: Add USB PHY initialization supportBin Meng
2015-09-09x86: Convert to use driver model pci on quark/galileoBin Meng
2015-09-09x86: Enable PCIe controller on quark/galileoBin Meng
2015-09-09x86: quark: Avoid chicken and egg problemBin Meng
2015-09-09x86: quark: Optimize MRC execution timeBin Meng
2015-09-09x86: coreboot: Convert to use more dm driversBin Meng
2015-08-26x86: Add DSDT table for supporting ACPI on QEMUSaket Sinha
2015-08-26x86: Add ACPI table support to QEMUSaket Sinha
2015-08-26x86: baytrail: Remove the fsp_init_phase_pci() callBin Meng
2015-08-26x86: queensbay: Move unprotect_spi_flash() to arch_misc_init()Bin Meng
2015-08-26x86: fsp: Add comments about U-Boot entering start.S twiceBin Meng
2015-08-26x86: fsp: Enlarge the size of malloc() pool before relocationBin Meng
2015-08-26x86: coreboot: Allow >=4GiB memory bank sizeBin Meng
2015-08-26x86: Remove calculate_relocation_address()Bin Meng
2015-08-26x86: coreboot: Correctly report E820 typesBin Meng
2015-08-14x86: Return -1 when reading a PCI config register failsSimon Glass
2015-08-14x86: Set APs' req_seq to the reg number from device treeBin Meng
generated by cgit v0.10.2 at 2024-11-03 20:43:46 (GMT)