summaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)Author
2015-07-28x86: Reserve PCIe ECAM address range in the E820 tableBin Meng
2015-07-28x86: qemu: Turn on PCIe ECAM address range decoding on Q35Bin Meng
2015-07-28x86: qemu: Enable writing MP tableBin Meng
2015-07-28x86: Allow cpu-x86 driver to be probed for UPBin Meng
2015-07-28x86: qemu: Enable I/O APIC chip select on PIIX3Bin Meng
2015-07-28x86: mpspec: Move writing ISA interrupt entry after PCIBin Meng
2015-07-28x86: mpspec: Allow platform to determine how PIRQ is connected to I/O APICBin Meng
2015-07-28x86: Convert to use driver model pci on queensbay/crownbayBin Meng
2015-07-28x86: pci: Do not assign irq 0 to pci deviceBin Meng
2015-07-28x86: pci: Assign pci irqs to all functionsBin Meng
2015-07-28x86: Enable DM RTC support for all x86 boardsBin Meng
2015-07-28x86: Change pci option rom area MTRR setting to cacheableBin Meng
2015-07-28x86: Simplify architecture defined exception handling in irq_llsr()Bin Meng
2015-07-28x86: Display correct CS/EIP/EFLAGS when there is an error codeBin Meng
2015-07-27Kill unneeded #include <linux/kconfig.h>Masahiro Yamada
2015-07-22x86: delete unneeded declarations of disable_irq() and enable_irq()Masahiro Yamada
2015-07-15dm: x86: baytrail: Correct PCI region 3 when driver model is usedSimon Glass
2015-07-15dm: x86: minnowmax: Move PCI to use driver modelSimon Glass
2015-07-15x86: pci: Tidy up the generic x86 PCI driverSimon Glass
2015-07-15x86: Configure VESA parameters before loading Linux kernelBin Meng
2015-07-15x86: Remove MARK_GRAPHICS_MEM_WRCOMBBin Meng
2015-07-15x86: Move VGA option rom macros to KconfigBin Meng
2015-07-15x86: cmd_mtrr: Improve MTRR list informationBin Meng
2015-07-15x86: queensbay: Change CPU_ADDR_BITS to 32Bin Meng
2015-07-15x86: Setup fixed range MTRRs for legacy regionsBin Meng
2015-07-15x86: bios: Allow pci config read/write to host bridge in int1a_handlerJian Luo
2015-07-15x86: bios: Synchronize stack between real and protected modeJian Luo
2015-07-15x86: queensbay: Change PCIe root ports' interrupt routingBin Meng
2015-07-15x86: Generate a valid MultiProcessor (MP) tableBin Meng
2015-07-15x86: Add MultiProcessor (MP) table APIsBin Meng
2015-07-15x86: Remove inline for lapic access routinesBin Meng
2015-07-15x86: Add I/O APIC register access routinesBin Meng
2015-07-15x86: Clean up ioapic header fileBin Meng
2015-07-15x86: Reduce PIRQ routing table sizeBin Meng
2015-07-15x86: Ignore function number when writing PIRQ routing tableBin Meng
2015-07-15x86: Write correct bus number for the irq routerBin Meng
2015-07-15x86: queensbay: Correct Topcliff device irqsBin Meng
2015-07-15x86: crownbay: Enable DM RTC supportBin Meng
2015-07-15x86: crownbay: Add MP initializationBin Meng
2015-07-15x86: Clean up lapic codesBin Meng
2015-07-15x86: Move lapic_setup() call into init_bsp()Bin Meng
2015-07-15x86: Move MP initialization codes into a common placeBin Meng
2015-07-15x86: ivybridge: Remove SMP from CPU_SPECIFIC_OPTIONSBin Meng
2015-07-15x86: kconfig: Fix minor nits in MAX_CPUSBin Meng
2015-07-15x86: kconfig: Make MAX_CPUS and AP_STACK_SIZE depend on SMPBin Meng
2015-07-15x86: dm: Clean up cpu driversBin Meng
2015-07-15x86: fsp: Move FspInitEntry call to board_init_f()Bin Meng
2015-07-15x86: fsp: Load GDT before calling FspInitEntryBin Meng
2015-07-15x86: Add Kconfig options to be used by arch/x86/cpu/config.mkBin Meng
2015-06-26Move default y configs out of arch/board KconfigJoe Hershberger
generated by cgit v0.10.2 at 2024-09-12 04:48:46 (GMT)