| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-10-27 | arm: socfpga: is1: Adding handoff for SDRAM ctrlcfg.extratime1 | Chin Liang See | |
| Adding new handoff for SDRAM ctrcfg.extratime1 which is required for stable LPDDR2 operation. Since the board is using DDR3, the handoff is set to default value 0. Signed-off-by: Chin Liang See <clsee@altera.com> Cc: Marek Vasut <marex@denx.de> Cc: Dinh Nguyen <dinguyen@opensource.altera.com> | |||
| 2016-06-08 | ARM: socfpga: add support for IS1 board | Pavel Machek | |
| This adds support for IS1 board. Pretty usual socfpga board, 256MB of RAM, does not have MMC, two SPI chips, one ethernet port, two additional ethernet ports connected to the FPGA. Signed-off-by: Pavel Machek <pavel@denx.de> | |||
 |
index : u-boot | |
| NXP/Freescale LSDK U-boot tree with Scalys patches | www-data |
| summaryrefslogtreecommitdiff |