| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2012-10-22 | powerpc/mpc85xx: Rewrite spin table to comply with ePAPR v1.1 | York Sun | |
| Move spin table to cached memory to comply with ePAPR v1.1. Load R3 with 64-bit value if CONFIG_SYS_PPC64 is defined. 'M' bit is set for DDR TLB to maintain cache coherence. See details in doc/README.mpc85xx-spin-table. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com> | |||
 |
index : u-boot | |
| NXP/Freescale LSDK U-boot tree with Scalys patches | www-data |
| summaryrefslogtreecommitdiff |