summaryrefslogtreecommitdiff
path: root/arch/arm/mach-uniphier/board_init.c
blob: 4cab7fe32b3ff7d02a080e5cfa3e9dd8b64737e2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
/*
 * Copyright (C) 2012-2015 Panasonic Corporation
 * Copyright (C) 2015-2016 Socionext Inc.
 *   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <libfdt.h>
#include <linux/io.h>

#include "init.h"
#include "micro-support-card.h"
#include "sg-regs.h"
#include "soc-info.h"

DECLARE_GLOBAL_DATA_PTR;

static void uniphier_setup_xirq(void)
{
	const void *fdt = gd->fdt_blob;
	int soc_node, aidet_node;
	const u32 *val;
	unsigned long aidet_base;
	u32 tmp;

	soc_node = fdt_path_offset(fdt, "/soc");
	if (soc_node < 0)
		return;

	aidet_node = fdt_subnode_offset_namelen(fdt, soc_node, "aidet", 5);
	if (aidet_node < 0)
		return;

	val = fdt_getprop(fdt, aidet_node, "reg", NULL);
	if (!val)
		return;

	aidet_base = fdt32_to_cpu(*val);

	tmp = readl(aidet_base + 8);	/* AIDET DETCONFR2 */
	tmp |= 0x00ff0000;		/* Set XIRQ0-7 low active */
	writel(tmp, aidet_base + 8);

	tmp = readl(0x55000090);	/* IRQCTL */
	tmp |= 0x000000ff;
	writel(tmp, 0x55000090);
}

static void uniphier_nand_pin_init(bool cs2)
{
#ifdef CONFIG_NAND_DENALI
	if (uniphier_pin_init(cs2 ? "nand2cs_grp" : "nand_grp"))
		pr_err("failed to init NAND pins\n");
#endif
}

int board_init(void)
{
	led_puts("U0");

	switch (uniphier_get_soc_type()) {
#if defined(CONFIG_ARCH_UNIPHIER_SLD3)
	case SOC_UNIPHIER_SLD3:
		uniphier_nand_pin_init(true);
		led_puts("U1");
		uniphier_sld3_pll_init();
		uniphier_ld4_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_LD4)
	case SOC_UNIPHIER_LD4:
		uniphier_nand_pin_init(true);
		led_puts("U1");
		uniphier_ld4_pll_init();
		uniphier_ld4_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PRO4)
	case SOC_UNIPHIER_PRO4:
		uniphier_nand_pin_init(false);
		led_puts("U1");
		uniphier_pro4_pll_init();
		uniphier_pro4_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_SLD8)
	case SOC_UNIPHIER_SLD8:
		uniphier_nand_pin_init(true);
		led_puts("U1");
		uniphier_ld4_pll_init();
		uniphier_ld4_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PRO5)
	case SOC_UNIPHIER_PRO5:
		uniphier_nand_pin_init(true);
		led_puts("U1");
		uniphier_pro5_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_PXS2)
	case SOC_UNIPHIER_PXS2:
		uniphier_nand_pin_init(true);
		led_puts("U1");
		uniphier_pxs2_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_LD6B)
	case SOC_UNIPHIER_LD6B:
		uniphier_nand_pin_init(true);
		led_puts("U1");
		uniphier_pxs2_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_LD11)
	case SOC_UNIPHIER_LD11:
		uniphier_nand_pin_init(false);
		sg_set_pinsel(149, 14, 8, 4);	/* XIRQ0    -> XIRQ0 */
		sg_set_iectrl(149);
		sg_set_pinsel(153, 14, 8, 4);	/* XIRQ4    -> XIRQ4 */
		sg_set_iectrl(153);
		led_puts("U1");
		uniphier_ld11_pll_init();
		uniphier_ld11_clk_init();
		break;
#endif
#if defined(CONFIG_ARCH_UNIPHIER_LD20)
	case SOC_UNIPHIER_LD20:
		/* ES1 errata: increase VDD09 supply to suppress VBO noise */
		if (uniphier_get_soc_revision() == 1) {
			writel(0x00000003, 0x6184e004);
			writel(0x00000100, 0x6184e040);
			writel(0x0000b500, 0x6184e024);
			writel(0x00000001, 0x6184e000);
		}
		uniphier_nand_pin_init(false);
		sg_set_pinsel(149, 14, 8, 4);	/* XIRQ0    -> XIRQ0 */
		sg_set_iectrl(149);
		sg_set_pinsel(153, 14, 8, 4);	/* XIRQ4    -> XIRQ4 */
		sg_set_iectrl(153);
		led_puts("U1");
		uniphier_ld20_pll_init();
		uniphier_ld20_clk_init();
		cci500_init(2);
		break;
#endif
	default:
		break;
	}

	uniphier_setup_xirq();

	led_puts("U2");

	support_card_late_init();

	led_puts("U3");

#ifdef CONFIG_ARM64
	uniphier_smp_kick_all_cpus();
#endif

	led_puts("Uboo");

	return 0;
}