board/freescale/t102xrdb/t1023_rcw.cfg


1
2
3
4
5
6
7
8

#PBL preamble and RCW header for T1023RDB
aa55aa55 010e0100
#SerDes Protocol: 0x77
#Core/DDR: 1400Mhz/1600MT/s with single source clock
0810000e 00000000 00000000 00000000
3b800003 00000012 e8104000 21000000
00000000 00000000 00000000 00020800
00000130 04020200 00000000 00000006