1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
|
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* Copyright (C) 2006 Micronas GmbH
*
* SPDX-License-Identifier: GPL-2.0+
*/
#include <common.h>
#include <command.h>
#include <netdev.h>
#include <asm/mipsregs.h>
#include "vct.h"
#if defined(CONFIG_VCT_PREMIUM)
#define BOARD_NAME "PremiumD"
#elif defined(CONFIG_VCT_PLATINUM)
#define BOARD_NAME "PlatinumD"
#elif defined(CONFIG_VCT_PLATINUMAVC)
#define BOARD_NAME "PlatinumAVC"
#else
#error "vct: No board variant defined!"
#endif
#if defined(CONFIG_VCT_ONENAND)
#define BOARD_NAME_ADD " OneNAND"
#else
#define BOARD_NAME_ADD " NOR"
#endif
DECLARE_GLOBAL_DATA_PTR;
int board_early_init_f(void)
{
/*
* First initialize the PIN mulitplexing
*/
vct_pin_mux_initialize();
/*
* Init the EBI very early so that FLASH can be accessed
*/
ebi_initialize();
return 0;
}
void _machine_restart(void)
{
reg_write(DCGU_EN_WDT_RESET(DCGU_BASE), DCGU_MAGIC_WDT);
reg_write(WDT_TORR(WDT_BASE), 0x00);
reg_write(WDT_CR(WDT_BASE), 0x1D);
/*
* Now wait for the watchdog to trigger the reset
*/
udelay(1000000);
}
/*
* SDRAM is already configured by the bootstrap code, only return the
* auto-detected size here
*/
int initdram(void)
{
gd->ram_size = get_ram_size((long *)CONFIG_SYS_SDRAM_BASE,
CONFIG_SYS_MBYTES_SDRAM << 20);
return 0;
}
int checkboard(void)
{
char buf[64];
int i = getenv_f("serial#", buf, sizeof(buf));
u32 config0 = read_c0_prid();
if ((config0 & 0xff0000) == PRID_COMP_LEGACY
&& (config0 & 0xff00) == PRID_IMP_LX4280) {
puts("Board: MDED \n");
printf("CPU: LX4280 id: 0x%02x, rev: 0x%02x\n",
(config0 >> 8) & 0xFF, config0 & 0xFF);
} else if ((config0 & 0xff0000) == PRID_COMP_MIPS
&& (config0 & 0xff00) == PRID_IMP_VGC) {
u32 jedec_id = *((u32 *) 0xBEBC71A0);
if ((((jedec_id) >> 12) & 0xFF) == 0x40) {
puts("Board: VGCA \n");
} else if ((((jedec_id) >> 12) & 0xFF) == 0x48
|| (((jedec_id) >> 12) & 0xFF) == 0x49) {
puts("Board: VGCB \n");
}
printf("CPU: MIPS 4K id: 0x%02x, rev: 0x%02x\n",
(config0 >> 8) & 0xFF, config0 & 0xFF);
} else if (config0 == 0x19378) {
printf("CPU: MIPS 24K id: 0x%02x, rev: 0x%02x\n",
(config0 >> 8) & 0xFF, config0 & 0xFF);
} else {
printf("Unsupported cpu %d, proc_id=0x%x\n", config0 >> 24,
config0);
}
printf("Board: Micronas VCT " BOARD_NAME BOARD_NAME_ADD);
if (i > 0) {
puts(", serial# ");
puts(buf);
}
putc('\n');
return 0;
}
int board_eth_init(bd_t *bis)
{
int rc = 0;
#ifdef CONFIG_SMC911X
rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
#endif
return rc;
}
|
