1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
|
/*
* Copyright (C) 2015 Thomas Chou <thomas@wytron.com.tw>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#include <common.h>
#include <dm.h>
#include <errno.h>
#include <fdt_support.h>
#include <flash.h>
#include <mtd.h>
#include <asm/io.h>
DECLARE_GLOBAL_DATA_PTR;
/* The STATUS register */
#define QUADSPI_SR_BP0 BIT(2)
#define QUADSPI_SR_BP1 BIT(3)
#define QUADSPI_SR_BP2 BIT(4)
#define QUADSPI_SR_BP2_0 GENMASK(4, 2)
#define QUADSPI_SR_BP3 BIT(6)
#define QUADSPI_SR_TB BIT(5)
/*
* The QUADSPI_MEM_OP register is used to do memory protect and erase operations
*/
#define QUADSPI_MEM_OP_BULK_ERASE 0x00000001
#define QUADSPI_MEM_OP_SECTOR_ERASE 0x00000002
#define QUADSPI_MEM_OP_SECTOR_PROTECT 0x00000003
/*
* The QUADSPI_ISR register is used to determine whether an invalid write or
* erase operation trigerred an interrupt
*/
#define QUADSPI_ISR_ILLEGAL_ERASE BIT(0)
#define QUADSPI_ISR_ILLEGAL_WRITE BIT(1)
struct altera_qspi_regs {
u32 rd_status;
u32 rd_sid;
u32 rd_rdid;
u32 mem_op;
u32 isr;
u32 imr;
u32 chip_select;
};
struct altera_qspi_platdata {
struct altera_qspi_regs *regs;
void *base;
unsigned long size;
};
flash_info_t flash_info[CONFIG_SYS_MAX_FLASH_BANKS]; /* FLASH chips info */
static void altera_qspi_get_locked_range(struct mtd_info *mtd, loff_t *ofs,
uint64_t *len);
void flash_print_info(flash_info_t *info)
{
struct mtd_info *mtd = info->mtd;
loff_t ofs;
u64 len;
printf("Altera QSPI flash Size: %ld MB in %d Sectors\n",
info->size >> 20, info->sector_count);
altera_qspi_get_locked_range(mtd, &ofs, &len);
printf(" %08lX +%lX", info->start[0], info->size);
if (len) {
printf(", protected %08llX +%llX",
info->start[0] + ofs, len);
}
putc('\n');
}
int flash_erase(flash_info_t *info, int s_first, int s_last)
{
struct mtd_info *mtd = info->mtd;
struct erase_info instr;
int ret;
memset(&instr, 0, sizeof(instr));
instr.mtd = mtd;
instr.addr = mtd->erasesize * s_first;
instr.len = mtd->erasesize * (s_last + 1 - s_first);
ret = mtd_erase(mtd, &instr);
if (ret)
return ERR_PROTECTED;
return 0;
}
int write_buff(flash_info_t *info, uchar *src, ulong addr, ulong cnt)
{
struct mtd_info *mtd = info->mtd;
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
ulong base = (ulong)pdata->base;
loff_t to = addr - base;
size_t retlen;
int ret;
ret = mtd_write(mtd, to, cnt, &retlen, src);
if (ret)
return ERR_PROTECTED;
return 0;
}
unsigned long flash_init(void)
{
struct udevice *dev;
/* probe every MTD device */
for (uclass_first_device(UCLASS_MTD, &dev);
dev;
uclass_next_device(&dev)) {
}
return flash_info[0].size;
}
static int altera_qspi_erase(struct mtd_info *mtd, struct erase_info *instr)
{
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
struct altera_qspi_regs *regs = pdata->regs;
size_t addr = instr->addr;
size_t len = instr->len;
size_t end = addr + len;
u32 sect;
u32 stat;
instr->state = MTD_ERASING;
addr &= ~(mtd->erasesize - 1); /* get lower aligned address */
while (addr < end) {
sect = addr / mtd->erasesize;
sect <<= 8;
sect |= QUADSPI_MEM_OP_SECTOR_ERASE;
debug("erase %08x\n", sect);
writel(sect, ®s->mem_op);
stat = readl(®s->isr);
if (stat & QUADSPI_ISR_ILLEGAL_ERASE) {
/* erase failed, sector might be protected */
debug("erase %08x fail %x\n", sect, stat);
writel(stat, ®s->isr); /* clear isr */
instr->fail_addr = addr;
instr->state = MTD_ERASE_FAILED;
mtd_erase_callback(instr);
return -EIO;
}
addr += mtd->erasesize;
}
instr->state = MTD_ERASE_DONE;
mtd_erase_callback(instr);
return 0;
}
static int altera_qspi_read(struct mtd_info *mtd, loff_t from, size_t len,
size_t *retlen, u_char *buf)
{
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
memcpy_fromio(buf, pdata->base + from, len);
*retlen = len;
return 0;
}
static int altera_qspi_write(struct mtd_info *mtd, loff_t to, size_t len,
size_t *retlen, const u_char *buf)
{
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
struct altera_qspi_regs *regs = pdata->regs;
u32 stat;
memcpy_toio(pdata->base + to, buf, len);
/* check whether write triggered a illegal write interrupt */
stat = readl(®s->isr);
if (stat & QUADSPI_ISR_ILLEGAL_WRITE) {
/* write failed, sector might be protected */
debug("write fail %x\n", stat);
writel(stat, ®s->isr); /* clear isr */
return -EIO;
}
*retlen = len;
return 0;
}
static void altera_qspi_sync(struct mtd_info *mtd)
{
}
static void altera_qspi_get_locked_range(struct mtd_info *mtd, loff_t *ofs,
uint64_t *len)
{
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
struct altera_qspi_regs *regs = pdata->regs;
int shift0 = ffs(QUADSPI_SR_BP2_0) - 1;
int shift3 = ffs(QUADSPI_SR_BP3) - 1 - 3;
u32 stat = readl(®s->rd_status);
unsigned pow = ((stat & QUADSPI_SR_BP2_0) >> shift0) |
((stat & QUADSPI_SR_BP3) >> shift3);
*ofs = 0;
*len = 0;
if (pow) {
*len = mtd->erasesize << (pow - 1);
if (*len > mtd->size)
*len = mtd->size;
if (!(stat & QUADSPI_SR_TB))
*ofs = mtd->size - *len;
}
}
static int altera_qspi_lock(struct mtd_info *mtd, loff_t ofs, uint64_t len)
{
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
struct altera_qspi_regs *regs = pdata->regs;
u32 sector_start, sector_end;
u32 num_sectors;
u32 mem_op;
u32 sr_bp;
u32 sr_tb;
num_sectors = mtd->size / mtd->erasesize;
sector_start = ofs / mtd->erasesize;
sector_end = (ofs + len) / mtd->erasesize;
if (sector_start >= num_sectors / 2) {
sr_bp = fls(num_sectors - 1 - sector_start) + 1;
sr_tb = 0;
} else if (sector_end < num_sectors / 2) {
sr_bp = fls(sector_end) + 1;
sr_tb = 1;
} else {
sr_bp = 15;
sr_tb = 0;
}
mem_op = (sr_tb << 12) | (sr_bp << 8);
mem_op |= QUADSPI_MEM_OP_SECTOR_PROTECT;
debug("lock %08x\n", mem_op);
writel(mem_op, ®s->mem_op);
return 0;
}
static int altera_qspi_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len)
{
struct udevice *dev = mtd->dev;
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
struct altera_qspi_regs *regs = pdata->regs;
u32 mem_op;
mem_op = QUADSPI_MEM_OP_SECTOR_PROTECT;
debug("unlock %08x\n", mem_op);
writel(mem_op, ®s->mem_op);
return 0;
}
static int altera_qspi_probe(struct udevice *dev)
{
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
struct altera_qspi_regs *regs = pdata->regs;
unsigned long base = (unsigned long)pdata->base;
struct mtd_info *mtd;
flash_info_t *flash = &flash_info[0];
u32 rdid;
int i;
rdid = readl(®s->rd_rdid);
debug("rdid %x\n", rdid);
mtd = dev_get_uclass_priv(dev);
mtd->dev = dev;
mtd->name = "nor0";
mtd->type = MTD_NORFLASH;
mtd->flags = MTD_CAP_NORFLASH;
mtd->size = 1 << ((rdid & 0xff) - 6);
mtd->writesize = 1;
mtd->writebufsize = mtd->writesize;
mtd->_erase = altera_qspi_erase;
mtd->_read = altera_qspi_read;
mtd->_write = altera_qspi_write;
mtd->_sync = altera_qspi_sync;
mtd->_lock = altera_qspi_lock;
mtd->_unlock = altera_qspi_unlock;
mtd->numeraseregions = 0;
mtd->erasesize = 0x10000;
if (add_mtd_device(mtd))
return -ENOMEM;
flash->mtd = mtd;
flash->size = mtd->size;
flash->sector_count = mtd->size / mtd->erasesize;
flash->flash_id = rdid;
flash->start[0] = base;
for (i = 1; i < flash->sector_count; i++)
flash->start[i] = flash->start[i - 1] + mtd->erasesize;
gd->bd->bi_flashstart = base;
return 0;
}
static int altera_qspi_ofdata_to_platdata(struct udevice *dev)
{
struct altera_qspi_platdata *pdata = dev_get_platdata(dev);
void *blob = (void *)gd->fdt_blob;
int node = dev->of_offset;
const char *list, *end;
const fdt32_t *cell;
void *base;
unsigned long addr, size;
int parent, addrc, sizec;
int len, idx;
/*
* decode regs. there are multiple reg tuples, and they need to
* match with reg-names.
*/
parent = fdt_parent_offset(blob, node);
of_bus_default_count_cells(blob, parent, &addrc, &sizec);
list = fdt_getprop(blob, node, "reg-names", &len);
if (!list)
return -ENOENT;
end = list + len;
cell = fdt_getprop(blob, node, "reg", &len);
if (!cell)
return -ENOENT;
idx = 0;
while (list < end) {
addr = fdt_translate_address((void *)blob,
node, cell + idx);
size = fdt_addr_to_cpu(cell[idx + addrc]);
base = map_physmem(addr, size, MAP_NOCACHE);
len = strlen(list);
if (strcmp(list, "avl_csr") == 0) {
pdata->regs = base;
} else if (strcmp(list, "avl_mem") == 0) {
pdata->base = base;
pdata->size = size;
}
idx += addrc + sizec;
list += (len + 1);
}
return 0;
}
static const struct udevice_id altera_qspi_ids[] = {
{ .compatible = "altr,quadspi-1.0" },
{}
};
U_BOOT_DRIVER(altera_qspi) = {
.name = "altera_qspi",
.id = UCLASS_MTD,
.of_match = altera_qspi_ids,
.ofdata_to_platdata = altera_qspi_ofdata_to_platdata,
.platdata_auto_alloc_size = sizeof(struct altera_qspi_platdata),
.probe = altera_qspi_probe,
};
|