summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorQianyu Gong <qianyu.gong@nxp.com>2017-06-12 09:14:52 (GMT)
committerYork Sun <york.sun@nxp.com>2017-08-09 16:11:34 (GMT)
commit3016084b38db72e6f696355c8359e6c45d7ab080 (patch)
treeb4999848c7357b409c0f2682b04998a6bf5501ce
parent9bb272e90acf7182311dc524df69b125eac92a53 (diff)
downloadu-boot-fsl-qoriq-3016084b38db72e6f696355c8359e6c45d7ab080.tar.xz
armv8: ls1046ardb: update core frequency to 1800MHZ
Update the default core frequency to 1800MHZ for best performance under SD boot and eMMC boot. Signed-off-by: Gong Qianyu <Qianyu.Gong@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
-rw-r--r--board/freescale/ls1046ardb/ls1046ardb_rcw_emmc.cfg2
-rw-r--r--board/freescale/ls1046ardb/ls1046ardb_rcw_sd.cfg2
2 files changed, 2 insertions, 2 deletions
diff --git a/board/freescale/ls1046ardb/ls1046ardb_rcw_emmc.cfg b/board/freescale/ls1046ardb/ls1046ardb_rcw_emmc.cfg
index 6a5076e..ccedf87 100644
--- a/board/freescale/ls1046ardb/ls1046ardb_rcw_emmc.cfg
+++ b/board/freescale/ls1046ardb/ls1046ardb_rcw_emmc.cfg
@@ -1,7 +1,7 @@
#PBL preamble and RCW header
aa55aa55 01ee0100
# RCW
-0c150010 0e000000 00000000 00000000
+0c150012 0e000000 00000000 00000000
11335559 40000012 60040000 c1000000
00000000 00000000 00000000 00238800
20124000 00003000 00000096 00000001
diff --git a/board/freescale/ls1046ardb/ls1046ardb_rcw_sd.cfg b/board/freescale/ls1046ardb/ls1046ardb_rcw_sd.cfg
index d5265b8..d3b1522 100644
--- a/board/freescale/ls1046ardb/ls1046ardb_rcw_sd.cfg
+++ b/board/freescale/ls1046ardb/ls1046ardb_rcw_sd.cfg
@@ -1,7 +1,7 @@
#PBL preamble and RCW header
aa55aa55 01ee0100
# RCW
-0c150010 0e000000 00000000 00000000
+0c150012 0e000000 00000000 00000000
11335559 40005012 60040000 c1000000
00000000 00000000 00000000 00238800
20124000 00003101 00000096 00000001