summaryrefslogtreecommitdiff
path: root/arch/arc/dts/axc001.dtsi
diff options
context:
space:
mode:
authorVlad Zakharov <vzakhar@synopsys.com>2017-03-21 11:49:48 (GMT)
committerAlexey Brodkin <abrodkin@synopsys.com>2017-03-24 11:47:52 (GMT)
commit0c77092e8163c716b637cffe681e4556db17ac31 (patch)
treebe2556cbff1d8cde6074c2d5850e13f6b51a4f0a /arch/arc/dts/axc001.dtsi
parentad9b5f77dffaa38ea830af94cd5de3450318f97c (diff)
downloadu-boot-fsl-qoriq-0c77092e8163c716b637cffe681e4556db17ac31.tar.xz
arc: dts: separate single axs10x.dts file
We want to use the same device tree blobs in both Linux and U-Boot for ARC boards. Earlier device tree sources in U-Boot were very simplified and hadn't been updated for quite a long period of time. So this commit is the first step on the road to unified device tree blobs. First of all we re-organize device tree sources for AXS10X boards. As AXS101 and AXS103 boards consist of AXS10X motherboard and AXC001 and AXC003 cpu tiles respectively we add corresponding device tree source files: axs10x_mb.dtsi for motherboard, axc001.dtsi and axc003.dtsi for cpu tiles and axs101.dts and axs103.dts to represent actual boards. Also we delete axs10x.dts as it is no longer used. One more important change - we add timer device to ARC skeleton device tree sources as both ARC700 and ARCHS cores contain such timer. We add core_clk nodes to abilis_tb100, nsim, axc001 and axc003 device tree sources as it is referenced via phandle from timer node in common skeleton.dtsi file. Signed-off-by: Vlad Zakharov <vzakhar@synopsys.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/arc/dts/axc001.dtsi')
-rw-r--r--arch/arc/dts/axc001.dtsi19
1 files changed, 19 insertions, 0 deletions
diff --git a/arch/arc/dts/axc001.dtsi b/arch/arc/dts/axc001.dtsi
new file mode 100644
index 0000000..1cf630d
--- /dev/null
+++ b/arch/arc/dts/axc001.dtsi
@@ -0,0 +1,19 @@
+/*
+ * Copyright (C) 2017 Synopsys, Inc. All rights reserved.
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+
+/include/ "skeleton.dtsi"
+
+/ {
+ cpu_card {
+ core_clk: core_clk {
+ #clock-cells = <0>;
+ compatible = "fixed-clock";
+ clock-frequency = <750000000>;
+ u-boot,dm-pre-reloc;
+ };
+ };
+};
+