diff options
author | Benoît Thébaudeau <benoit@wsystem.com> | 2017-05-03 09:59:03 (GMT) |
---|---|---|
committer | Stefano Babic <sbabic@denx.de> | 2017-05-31 08:14:00 (GMT) |
commit | 4f425280fa718a88c436d16d88c2efd6a998943a (patch) | |
tree | f78cb389b5c9a2fd94a57d4df094b16ab27aa9e6 /arch/arm/cpu/arm926ejs | |
parent | 267c5b79899dcbdfa190b8c6633a2bf517a73123 (diff) | |
download | u-boot-fsl-qoriq-4f425280fa718a88c436d16d88c2efd6a998943a.tar.xz |
mmc: fsl_esdhc: Allow all supported prescaler values
On i.MX, SYSCTL.SDCLKFS may be set to 0 in order to make the SD clock
frequency prescaler divide by 1 in SDR mode. In DDR mode, the prescaler
can divide by up to 512. Allow both of these settings.
The maximum SD clock frequency in High Speed mode is 50 MHz. On i.MX25,
this change makes it possible to get 48 MHz from the USB PLL
(240 MHz / 5 / 1) instead of only 40 MHz from the USB PLL
(240 MHz / 3 / 2) or 33.25 MHz from the AHB clock (133 MHz / 2 / 2).
Signed-off-by: Benoît Thébaudeau <benoit@wsystem.com>
Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com>
Diffstat (limited to 'arch/arm/cpu/arm926ejs')
0 files changed, 0 insertions, 0 deletions