summaryrefslogtreecommitdiff
path: root/board/bluegiga
diff options
context:
space:
mode:
authorMingkai Hu <Mingkai.Hu@freescale.com>2015-11-11 09:58:34 (GMT)
committerYork Sun <yorksun@freescale.com>2015-11-30 17:11:10 (GMT)
commitaf523a0d56b272bfd7d2a7ee4eccf07c7bb9529e (patch)
treedeb74cf668e12399f6fbf08a4e48434c6d3e3e85 /board/bluegiga
parent06b53010436bd7d4d0da6bdb2f505131a094abc6 (diff)
downloadu-boot-fsl-qoriq-af523a0d56b272bfd7d2a7ee4eccf07c7bb9529e.tar.xz
pci/layerscape: add support for LS1043A PCIe LUT register access
The endian and base address of PEX LUT register region is different between Chassis 2 and Chassis 3, so move the base address definition to chassis specific header file and add pex_lut_* functions to access LUT register. Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: Gong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/bluegiga')
0 files changed, 0 insertions, 0 deletions