summaryrefslogtreecommitdiff
path: root/drivers/fpga
diff options
context:
space:
mode:
authorDinh Nguyen <dinh.linux@gmail.com>2016-01-06 19:48:43 (GMT)
committerMarek Vasut <marex@denx.de>2016-01-16 06:07:22 (GMT)
commitb00a21f0886fe4038ce64905479259879021a4a8 (patch)
treed5bf3905f6abc298de1d635a0a610562c65a6086 /drivers/fpga
parent1720fad0f19827b94a845dc26ac7d390edbae836 (diff)
downloadu-boot-fsl-qoriq-b00a21f0886fe4038ce64905479259879021a4a8.tar.xz
arm: socfpga: set the fpga global bit to disable HPS to FPGA signals
We should be setting the FPGA Interface Group global bit that will correctly disable all interfaces between the FPGA and HPS. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
Diffstat (limited to 'drivers/fpga')
-rw-r--r--drivers/fpga/socfpga.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/fpga/socfpga.c b/drivers/fpga/socfpga.c
index 4448250..431e159 100644
--- a/drivers/fpga/socfpga.c
+++ b/drivers/fpga/socfpga.c
@@ -269,7 +269,7 @@ int socfpga_load(Altera_desc *desc, const void *rbf_data, size_t rbf_size)
/* Prior programming the FPGA, all bridges need to be shut off */
/* Disable all signals from hps peripheral controller to fpga */
- writel(0, &sysmgr_regs->fpgaintfgrp_module);
+ writel(0, &sysmgr_regs->fpgaintfgrp_gbl);
/* Disable all signals from FPGA to HPS SDRAM */
#define SDR_CTRLGRP_FPGAPORTRST_ADDRESS 0x5080