diff options
author | Benoît Thébaudeau <benoit.thebaudeau@advansee.com> | 2012-08-14 08:43:07 (GMT) |
---|---|---|
committer | Tom Rini <trini@ti.com> | 2012-10-15 18:54:14 (GMT) |
commit | 9e0081d573442e7234355f0a043218d15df03933 (patch) | |
tree | bc508d9fa9b248d70cac2ed736d834d22f5e0e3b /include | |
parent | b809b3ac13e1016b2be937bd4511973f90982ad2 (diff) | |
download | u-boot-fsl-qoriq-9e0081d573442e7234355f0a043218d15df03933.tar.xz |
mx31: Fix PDR0_CSI_PODF
The CSI PODF bit-field used by the previous code for the i.MX31 CCM PDR0
register is actually composed of two bit-fields: one pre-divider and one
post-divider. This patch fixes the CCM access macros and the code using them
accordingly.
Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
Cc: Stefano Babic <sbabic@denx.de>
Diffstat (limited to 'include')
-rw-r--r-- | include/configs/mx31pdk.h | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/include/configs/mx31pdk.h b/include/configs/mx31pdk.h index b272674..223b5b0 100644 --- a/include/configs/mx31pdk.h +++ b/include/configs/mx31pdk.h @@ -203,11 +203,11 @@ /* Configuration of lowlevel_init.S (clocks and SDRAM) */ #define CCM_CCMR_SETUP 0x074B0BF5 -#define CCM_PDR0_SETUP_532MHZ (PDR0_CSI_PODF(0x1ff) | PDR0_PER_PODF(7) | \ - PDR0_HSP_PODF(3) | PDR0_NFC_PODF(5) | \ - PDR0_IPG_PODF(1) | PDR0_MAX_PODF(3) | \ - PDR0_MCU_PODF(0)) -#define CCM_MPCTL_SETUP_532MHZ (PLL_PD(0) | PLL_MFD(51) | PLL_MFI(10) | \ +#define CCM_PDR0_SETUP_532MHZ (PDR0_CSI_PODF(0x3f) | PDR0_CSI_PRDF(7) | \ + PDR0_PER_PODF(7) | PDR0_HSP_PODF(3) | \ + PDR0_NFC_PODF(5) | PDR0_IPG_PODF(1) | \ + PDR0_MAX_PODF(3) | PDR0_MCU_PODF(0)) +#define CCM_MPCTL_SETUP_532MHZ (PLL_PD(0) | PLL_MFD(51) | PLL_MFI(10) | \ PLL_MFN(12)) #define ESDMISC_MDDR_SETUP 0x00000004 |