summaryrefslogtreecommitdiff
path: root/drivers/net/zynq_gem.c
AgeCommit message (Expand)Author
2015-12-07net: gem: Enable CTRL+C in wait_for_bitMichal Simek
2015-12-07net: gem: Read information about interface from DTMichal Simek
2015-12-07net: gem: Move driver to DMMichal Simek
2015-12-07net: gem: Fix miiphy_read nameMichal Simek
2015-12-07net: gem: Remove zynq_gem_of_init()Michal Simek
2015-12-07net: gem: Enable MDIO bus earlierMichal Simek
2015-12-07net: gem: Check if priv->phydev is validMichal Simek
2015-12-07net: gem: Extract phy init codeMichal Simek
2015-12-07net: gem: Remove phydev variableMichal Simek
2015-12-07net: gem: Change mii function not to use eth_device structureMichal Simek
2015-12-07net: gem: Change mdio_wait prototype to pass regsMichal Simek
2015-12-07net: gem: Do not continue if phy is not foundMichal Simek
2015-11-19net: zynq: Fix MDC setting for zynqMichal Simek
2015-11-19net: zynq: Remove unused MDCCLKDIV2 macroMichal Simek
2015-11-19net: zynq: Fix mdc clock division setting for 100Mbit/sMichal Simek
2015-11-19net: zynq: Wait till packet is sentMichal Simek
2015-11-19net: zynq: Disable secondary queuesEdgar E. Iglesias
2015-11-19net: zynq: Add dummy packet to fix packet duplication issueMichal Simek
2015-11-19net: zynq: Do not report TX underrunMichal Simek
2015-11-19net: zynq: Setup BD when structures are filledMichal Simek
2015-11-19net: zynq: Allocate BD_SPACE in connection to RX_BUFMichal Simek
2015-11-19net: zynq: Fix clearing statisticMichal Simek
2015-11-19net: zynq: Extend register description with offsetsMichal Simek
2015-11-19net: zynq: Add support for different PHY interface typesMichal Simek
2015-11-19net: zynq: Add debug message to phyread/phywriteMichal Simek
2015-11-12driver: net: Fix pointer conversion warnings for xilinx_zynqmp_epPrabhakar Kushwaha
2015-08-18of: clean up OF_CONTROL ifdef conditionalsMasahiro Yamada
2015-07-28net: gem: Extend timeout valueMichal Simek
2015-07-28zynq: gem: Setting up WRAP bit for one TX bdMichal Simek
2015-07-28zynq: gem: Increase the Rx buffer descriptors to 32Siva Durga Prasad Paladugu
2015-07-28zynqmp: gem: Flush the rx buffers while transmittingSiva Durga Prasad Paladugu
2015-07-28zynqmp: gem: Set data bus width to 64bit for arm64Siva Durga Prasad Paladugu
2015-04-20net: gem: Use correct type for castingMichal Simek
2015-04-18net: cosmetic: Fix var naming net <-> eth driversJoe Hershberger
2015-01-21net: gem: Use phys_addr_t instead of int for addressesMichal Simek
2014-05-06net: zynq: Fix sparse warnings in gemMichal Simek
2014-05-06net: zynq: Use predefined macros instead of hardcoded valueMichal Simek
2014-03-04net: gem: Add OF initialization supportMichal Simek
2014-02-19net: zynq_gem: Calculate clock dividers dynamicallySoren Brinkmann
2014-02-19net: zynq_gem: Move RCLK details out of driverSoren Brinkmann
2014-01-21net: gem: Check if phy was correctly detectedMichal Simek
2013-11-22net: zynq_gem: Add d-cache supportSrikanth Thokala
2013-10-14Coding Style cleanup: remove trailing white spaceWolfgang Denk
2013-07-24Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk
2013-04-30net: gem: Add support for phy autodetectionMichal Simek
2013-04-30net: gem: Preserve clk on emio interfaceDavid Andrey
2013-04-30net: gem: Pass phy address to initDavid Andrey
2013-04-30net: gem: Fix gem driver on 1Gbps LANMichal Simek
2013-04-30net: gem: Do not initialize BDs againMichal Simek
2013-04-30net: gem: Simplify return path in zynq_gem_recvMichal Simek
generated by cgit v0.10.2 at 2024-11-04 15:21:10 (GMT)