arch/arc/dts/nsim.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

/*
 * Copyright (C) 2015-2016 Synopsys, Inc. (www.synopsys.com)
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/dts-v1/;

#include "skeleton.dtsi"

/ {
	aliases {
		console = &arcuart0;
	};

	cpu_card {
		core_clk: core_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <70000000>;
			u-boot,dm-pre-reloc;
		};
	};

	arcuart0: serial@0xc0fc1000 {
		compatible = "snps,arc-uart";
		reg = <0xc0fc1000 0x100>;
		clock-frequency = <70000000>;
	};

};