summaryrefslogtreecommitdiff
path: root/arch/arm/mach-rockchip/rk3288/reset_rk3288.c
blob: 7affd11d2ff25902a18d956710d94e62fcdea622 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/*
 * (C) Copyright 2015 Google, Inc
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#include <common.h>
#include <dm.h>
#include <errno.h>
#include <reset.h>
#include <asm/io.h>
#include <asm/arch/clock.h>
#include <asm/arch/cru_rk3288.h>
#include <asm/arch/hardware.h>
#include <linux/err.h>

int rk3288_reset_request(struct udevice *dev, enum reset_t type)
{
	struct rk3288_cru *cru = rockchip_get_cru();

	if (IS_ERR(cru))
		return PTR_ERR(cru);
	switch (type) {
	case RESET_WARM:
		writel(RK_CLRBITS(0xffff), &cru->cru_mode_con);
		writel(0xeca8, &cru->cru_glb_srst_snd_value);
		break;
	case RESET_COLD:
		writel(RK_CLRBITS(0xffff), &cru->cru_mode_con);
		writel(0xfdb9, &cru->cru_glb_srst_fst_value);
		break;
	default:
		return -EPROTONOSUPPORT;
	}

	return -EINPROGRESS;
}

static struct reset_ops rk3288_reset = {
	.request	= rk3288_reset_request,
};

U_BOOT_DRIVER(reset_rk3288) = {
	.name	= "rk3288_reset",
	.id	= UCLASS_RESET,
	.ops	= &rk3288_reset,
};