summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)Author
2012-10-18drm/i915: add DP support to intel_enable_ddiPaulo Zanoni
2012-10-18drm/i915: add DP support to intel_ddi_get_hw_statePaulo Zanoni
2012-10-18drm/i915: add DP support to intel_ddi_get_encoder_portPaulo Zanoni
2012-10-18drm/i915: fix DP AUX register definitions on HaswellPaulo Zanoni
2012-10-18drm/i915: Clear FORCEWAKE when taking over from BIOSChris Wilson
2012-10-18drm/i915: don't save/restor ADPA for kmsDaniel Vetter
2012-10-18drm/i915/crt: explicitly set up HOTPLUG_BITS on resumeDaniel Vetter
2012-10-18drm/i915/crt: don't set HOTPLUG bits on !PCHDaniel Vetter
2012-10-17drm/i915: don't save/restore HWS_PGA reg for kmsDaniel Vetter
2012-10-17drm/i915: don't save/restore irq regs for kmsDaniel Vetter
2012-10-17drm/i915: don't save/restore DP regs for kmsDaniel Vetter
2012-10-17drm/i915: use TU_SIZE macro at intel_dp_set_m_nPaulo Zanoni
2012-10-17drm/i915: add basic Haswell DP link train bitsPaulo Zanoni
2012-10-17drm/i915: add DP support to intel_ddi_pll_mode_setPaulo Zanoni
2012-10-17drm/i915: add intel_ddi_set_pipe_settingsPaulo Zanoni
2012-10-17drm/i915: add DP support to intel_ddi_enable_pipe_funcPaulo Zanoni
2012-10-17drm/i915: Document the multi-threaded FORCEWAKE bitsChris Wilson
2012-10-17drm/i915: Allow DRM_ROOT_ONLY|DRM_MASTER to submit privileged batchbuffersChris Wilson
2012-10-17drm/i915: move hpd handling to (ibx|cpt)_irq_handlerDaniel Vetter
2012-10-16drm/i915: Add rc6vids to debugfsBen Widawsky
2012-10-16drm/i915: Workaround to bump rc6 voltage to 450Ben Widawsky
2012-10-16drm/i915: Extract PCU communicationBen Widawsky
2012-10-11drm/i915: Fix the SCC/SSC typo in the SPLL bits definitionDamien Lespiau
2012-10-10drm/i915: pipe and planes should be disabled on haswell_crtc_mode_setPaulo Zanoni
2012-10-10drm/i915: disable DDI_BUF_CTL at the correct timePaulo Zanoni
2012-10-10drm/i915: don't implement WaDisableEarlyCull for HaswellPaulo Zanoni
2012-10-10drm/i915: don't rely on previous values set on DDI_BUF_CTLPaulo Zanoni
2012-10-10drm/i915: completely rewrite the Haswell PLL handling codePaulo Zanoni
2012-10-10drm/i915: add haswell_set_pipeconfPaulo Zanoni
2012-10-10drm/i915: add proper CPU/PCH checks to crtc_mode_set functionsPaulo Zanoni
2012-10-10drm/i915: add haswell_crtc_mode_setPaulo Zanoni
2012-10-10drm/i915: enable and disable PIPE_CLK_SEL at the right timePaulo Zanoni
2012-10-10drm/i915: enable and disable DDI_FUNC_CTL at the right timePaulo Zanoni
2012-10-10drm/i915: rewrite the LCPLL codePaulo Zanoni
2012-10-08drm/i915: Align the retire_requests worker to the nearest secondChris Wilson
2012-10-08drm/i915: Align the hangcheck wakeup to the nearest secondChris Wilson
2012-10-08drm/i915: Remove the WaDisableBackToBackFlipFix w/a for HaswellDamien Lespiau
2012-10-08drm/i915: Document that we are implementing WaDisableBackToBackFlipFixDamien Lespiau
2012-10-07drm/i915: remove duplicated include from intel_modes.cWei Yongjun
2012-10-07drm/i915: Remove the disabling of VHR unit clock gating for HSWDamien Lespiau
2012-10-04drm/i915: implement WaDisableEarlyCull for VLV and IVBJesse Barnes
2012-10-04drm/i915: implement WaForceL3Serialization on VLV and IVBJesse Barnes
2012-10-02drm/i915: s/DRM_IRQ_ARGS/int irq, void *argDaniel Vetter
2012-10-02drm/i915: extract intel_set_pipe_timings from crtc_mode_setPaulo Zanoni
2012-10-01drm/i915: add debug logging to ASLE backlight set requestsJani Nikula
2012-09-28drm/i915: Fixup HDMI output on ValleyviewVijay Purushothaman
2012-09-28drm/i915: Add eDP support for ValleyviewGajanan Bhat
2012-09-28drm/i915: Enable DisplayPort in ValleyviewVijay Purushothaman
2012-09-28drm/i915: Program correct m n tu register for ValleyviewVijay Purushothaman
2012-09-28drm/i915: Add Valleyview lane control definitionsVijay Purushothaman
generated by cgit v0.10.2 at 2024-09-20 07:16:12 (GMT)